Introduction - If you have any usage issues, please Google them yourself
SDRAM controller development process, there is a document, you can refer to the following
Packet : 83390055ref-sdr-sdram-verilog.zip filelist
doc/
help.txt
readme_sdr_sdram.txt
sdr_sdram.pdf
simulation/
simulation/sdr_sdram_tb.v
source/
source/altclklock.v
source/Command.v
source/compile_all.v
source/control_interface.v
source/Params.v
source/PLL1.v
source/sdr_data_path.v
source/sdr_sdram.v