Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Title:
实用verilog代码(乘法器,触发器,FIFO等)
Download
Category:
源码下载
Tags:
[VHDL]
[源码]
File Size:
28.19kb
Update:
2010-12-18
Downloads:
3 Times
Uploaded by:
zhanxin0319
Description:
本文件包含一些实用verilog程序代码,包括乘法器,除法器,伽罗瓦域乘法器,CORDIC数字计算机的设计,异步FIFO设计,伪随机序列应用设计,RS(204,188)译码器的设计,都是可综合的。对研究这部分的朋友有一定的帮助。
Downloaders recently:
[
More information of uploader zhanxin0319
]
To Search:
File list
(Check if you may need any files):
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
Windows Develop
Internet-Network
OS program
Communication-Mobile
Game Program
Multimedia program
Embeded-SCM Develop
Graph program
Mathimatics-Numerical algorithms
Applications
Database system
Other
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.