Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 分频器设计 Download
 Description: 设计一个带复位的分频器，输入时钟为60MHz，输出时钟为7.5MHz。
 Downloaders recently: [More information of uploader 197363314@qq.com]
 To Search:
File list (Check if you may need any files):

CodeBus www.codebus.net