ALTERA companies covered in the application of FPGA DSP core 2D DCT source language is : Verilog performance is good, but a bit large consumption of resources can be used to transform learning polynomial algorithm DCT

adder.v
column_dct.v
dct.v
dct_2d.m
four_mult_add.v
four_mult_add_blk.v
init.m
one_mult_blk.v
ram_tpmtx.v
row_dct.v
subtractor.v
transpose_matrix.v
two_d_dct.v
two_d_dct.vwf
two_mult_add.v
two_mult_add_blk.v

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．