Introduction - If you have any usage issues, please Google them yourself
recommend downloading Verilog processor design examples. Reflect the structure description and register transfer described in the Application
Packet : 2779671211.2.rar filelist
11.2\work\_info
11.2\work\drink_machine\_primary.vhd
11.2\work\drink_machine\verilog.asm
11.2\work\drink_machine\_primary.dat
11.2\work\drink_machine
11.2\work
11.2\vsim.wlf
11.2\statemachine.cr.mti
11.2\statemachine.mpf
11.2\statemachine.v
11.2\statemachine.v.bak
11.2\wave.do
11.2