This document includes MUX device modeling, experimental procedure decoder, adder experimental procedures, experimental procedures comparators, counters modeling, I2C interface standard modeling source, standard RS232 serial interface modeling source standards, LCM modeling source, clock frequency source 6, and transforming source string. For hardware design beginners have a certain reference value.

Verilog源码例子
...............\6分频
...............\.....\G5f.v
...............\.....\tb_g5f.v
...............\adder
...............\.....\ise
...............\.....\...\adder
...............\.....\...\.....\.untf
...............\.....\...\.....\adder.bgn
...............\.....\...\.....\adder.bit
...............\.....\...\.....\adder.bld
...............\.....\...\.....\adder.cmd_log
...............\.....\...\.....\adder.dhp
...............\.....\...\.....\adder.drc
...............\.....\...\.....\adder.lfp
...............\.....\...\.....\adder.lso
...............\.....\...\.....\adder.mrp
...............\.....\...\.....\adder.nc1
...............\.....\...\.....\adder.ncd
...............\.....\...\.....\adder.ngc
...............\.....\...\.....\adder.ngd
...............\.....\...\.....\adder.ngm
...............\.....\...\.....\adder.ngr
...............\.....\...\.....\adder.npl
...............\.....\...\.....\adder.pad
...............\.....\...\.....\adder.pad_txt
...............\.....\...\.....\adder.par
...............\.....\...\.....\adder.pcf
...............\.....\...\.....\adder.placed_ncd_tracker
...............\.....\...\.....\adder.prj
...............\.....\...\.....\adder.routed_ncd_tracker
...............\.....\...\.....\adder.stx
...............\.....\...\.....\adder.syr
...............\.....\...\.....\adder.twr
...............\.....\...\.....\adder.twx
...............\.....\...\.....\adder.ucf
...............\.....\...\.....\adder.ucf.untf
...............\.....\...\.....\adder.ut
...............\.....\...\.....\adder.v
...............\.....\...\.....\adder.xpi
...............\.....\...\.....\adder_map.ncd
...............\.....\...\.....\adder_map.ngm
...............\.....\...\.....\adder_pad.csv
...............\.....\...\.....\adder_pad.txt
...............\.....\...\.....\adder_vhdl.prj
...............\.....\...\.....\automake.log
...............\.....\...\.....\bitgen.ut
...............\.....\...\.....\xst
...............\.....\...\.....\...\work
...............\.....\...\.....\...\....\hdllib.ref
...............\.....\...\.....\...\....\vlg54
...............\.....\...\.....\...\....\.....\adder.bin
...............\.....\...\.....\_ngo
...............\.....\...\.....\....\netlist.lst
...............\.....\...\.....\__projnav
...............\.....\...\.....\.........\adder.gfl
...............\.....\...\.....\.........\adder.xst
...............\.....\...\.....\.........\adder_flowplus.gfl
...............\.....\...\.....\.........\adder_ncdTOut_tcl.rsp
...............\.....\...\.....\.........\bitgen.rsp
...............\.....\...\.....\.........\ednTOngd_tcl.rsp
...............\.....\...\.....\.........\map.log
...............\.....\...\.....\.........\nc1TOncd_tcl.rsp
...............\.....\...\.....\.........\par.log
...............\.....\...\.....\.........\parentAssignPackagePinsApp_tcl.rsp
...............\.....\...\.....\.........\posttrc.log
...............\.....\...\.....\.........\runXst_tcl.rsp
...............\.....\...\.....\__projnav.log
...............\.....\modelsim
...............\.....\........\adder.cr.mti
...............\.....\........\adder.mpf
...............\.....\........\vsim.wlf
...............\.....\........\work
...............\.....\........\....\adder
...............\.....\........\....\.....\verilog.asm
...............\.....\........\....\.....\_primary.dat
...............\.....\........\....\.....\_primary.vhd
...............\.....\........\....\tb_adder
...............\.....\........\....\........\verilog.asm
...............\.....\........\....\........\_primary.dat
...............\.....\........\....\........\_primary.vhd
...............\.....\........\....\_info
...............\.....\rtl
...............\.....\...\adder.v
...............\.....\...\tb_adder.v
...............\comparator
...............\..........\ISE
...............\..........\...\comparator
...............\..........\...\..........\.untf
...............\..........\...\..........\automake.log
...............\..........\...\..........\bitgen.ut
...............\..........\...\..........\comparator.bgn
...............\.

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．