Verilog design using a simple and practical I2C bus controller, for everyone to learn FPGA and I2C bus interface and other related knowledge has a greater help.

I2C总线VHDL-Verilog+HDL源码
...........................\i2c
...........................\...\bench
...........................\...\.....\CVS
...........................\...\.....\...\Entries
...........................\...\.....\...\Repository
...........................\...\.....\...\Root
...........................\...\.....\verilog
...........................\...\.....\.......\CVS
...........................\...\.....\.......\...\Entries
...........................\...\.....\.......\...\Repository
...........................\...\.....\.......\...\Root
...........................\...\.....\.......\i2c_slave_model.v
...........................\...\.....\.......\spi_slave_model.v
...........................\...\.....\.......\tst_bench_top.v
...........................\...\.....\.......\wb_master_model.v
...........................\...\CVS
...........................\...\...\Entries
...........................\...\...\Repository
...........................\...\...\Root
...........................\...\doc
...........................\...\...\CVS
...........................\...\...\...\Entries
...........................\...\...\...\Repository
...........................\...\...\...\Root
...........................\...\...\i2c_specs.pdf
...........................\...\...\src
...........................\...\...\...\CVS
...........................\...\...\...\...\Entries
...........................\...\...\...\...\Repository
...........................\...\...\...\...\Root
...........................\...\...\...\I2C_specs.doc
...........................\...\documentation
...........................\...\.............\CVS
...........................\...\.............\...\Entries
...........................\...\.............\...\Repository
...........................\...\.............\...\Root
...........................\...\rtl
...........................\...\...\CVS
...........................\...\...\...\Entries
...........................\...\...\...\Repository
...........................\...\...\...\Root
...........................\...\...\verilog
...........................\...\...\.......\CVS
...........................\...\...\.......\...\Entries
...........................\...\...\.......\...\Repository
...........................\...\...\.......\...\Root
...........................\...\...\.......\i2c_master_bit_ctrl.v
...........................\...\...\.......\i2c_master_byte_ctrl.v
...........................\...\...\.......\i2c_master_defines.v
...........................\...\...\.......\i2c_master_top.v
...........................\...\...\.......\timescale.v
...........................\...\...\vhdl
...........................\...\...\....\CVS
...........................\...\...\....\...\Entries
...........................\...\...\....\...\Repository
...........................\...\...\....\...\Root
...........................\...\...\....\I2C.VHD
...........................\...\...\....\i2c_master_bit_ctrl.vhd
...........................\...\...\....\i2c_master_byte_ctrl.vhd
...........................\...\...\....\i2c_master_top.vhd
...........................\...\...\....\readme
...........................\...\...\....\tst_ds1621.vhd
...........................\...\sim
...........................\...\...\CVS
...........................\...\...\...\Entries
...........................\...\...\...\Repository
...........................\...\...\...\Root
...........................\...\...\i2c_verilog
...........................\...\...\...........\CVS
...........................\...\...\...........\...\Entries
...........................\...\...\...........\...\Repository
...........................\...\...\...........\...\Root
...........................\...\...\...........\run
...........................\...\...\...........\...\bench.vcd
...........................\...\...\...........\...\CVS
...........................\...\...\...........\...\...\Entries
...........................\...\...\...........\...\...\Repository
...........................\...\...\...........\...\...\Root
...........................\...\..

• We are an exchange download platform that only provides communication channels. The downloaded content comes from the internet. Except for download issues, please Google on your own.
• The downloaded content is provided for members to upload. If it unintentionally infringes on your copyright, please contact us.
• Please use Winrar for decompression tools
• If download fail, Try it againg or Feedback to us.
• If downloaded content did not match the introduction, Feedback to us，Confirm and will be refund.
• Before downloading, you can inquire through the uploaded person information

Nothing．