Welcome![Sign In][Sign Up]
Location:
Other resource

Other resource List Page 11101

« 1 2 ... .96 .97 .98 .99 .00 11101.02 .03 .04 .05 .06 ... 11383 »

[Other resource单片机C语言音乐程序的制作方法

Description: Monolithic integrated circuit C language music procedure source program (KeilC code)
Platform: | Size: 19316 | Author: 刘超 | Hits:

[Other resource我自己写的RFID读写程序(U2270)

Description: I write the RFID read-write procedure (U2270) refers for everybody
Platform: | Size: 158076 | Author: 刘超 | Hits:

[Other resourceGA-1_cpp

Description: Indefinite plan heredity algorithm Nonlinear Programming algorithm procedure
Platform: | Size: 1844 | Author: | Hits:

[Other resourceucosII_arm_source

Description: UCOS- II ARM code (4510B)
Platform: | Size: 176291 | Author: 刘超 | Hits:

[Other resourceGA-2_cpp

Description: Indefinite plan heredity algorithm Goal Programming algorithm procedure
Platform: | Size: 1876 | Author: | Hits:

[Other resourceGA-3_cpp

Description: Indefinite plan heredity algorithm Multilevel Programming algorithm procedure
Platform: | Size: 3021 | Author: | Hits:

[Other resourceClkScan

Description: This design uses Verilog the HDL hardware language design, realizes on the palm space development board Divides into two stature modules the entire electric circuit, provides the synchronized signal (H_SYNC and V_SYNC)
Platform: | Size: 917544 | Author: huhu | Hits:

[Other resourceqdq_new

Description: Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric
Platform: | Size: 65564 | Author: huhu | Hits:

[Other resourcesecond&clk

Description: Development system using the clock signal frequency is 20MHz, the design can be counter to its count, including seconds, minutes, hours, days, weeks, months and years. At every level to show the output, thus constitutes
Platform: | Size: 336695 | Author: huhu | Hits:

[Other resourceMusic_altera

Description: Uses Verilog the HDL design, development board realizes in Altera on the EP1S10S780C6 selects 6MHz is the datum frequency, the performance is Liang wishes the music
Platform: | Size: 652415 | Author: huhu | Hits:

[Other resource51定时器初始值计算器

Description: 51 timer starting value calculator (begins studies monolithic integrated circuit good tool)
Platform: | Size: 9810 | Author: 吕吕 | Hits:

[Other resource单片机C语言的精确延时程序设计

Description: The monolithic integrated circuit C language precise time delay programming, is very useful oh
Platform: | Size: 2411 | Author: 吕吕 | Hits:
« 1 2 ... .96 .97 .98 .99 .00 11101.02 .03 .04 .05 .06 ... 11383 »

CodeBus www.codebus.net