Description: Use verilog as CPU design language to implement the CPU of the five-stage pipeline of single-data channel. There are 32 common registers, one program counter PC, one FLAG register FLAG, one STACK register STACK. Memory a
Platform: |
Size: 43474 |
Author: haotianr |
Hits: