9.2_LCD_PULSE based on Verilog-HDL hardware Circui

Title: 9.2_LCD_PULSE

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
5.14kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
zhiguoning

Description: based on Verilog-HDL hardware Circuit of 9.2 LCD display module with the series Single-Pulse Generator 9.2.1 LCD display module Principle 9.2.2 shows the logic design Thinking and Process 9.2.3 LCD display module hardware 9.2.4 programmable single pulse data BCD of the task 9.2.5 9.2.6 for the use of the phrase cycle use 9.2.7 binary conversion of BCD programmable hardware 9.2.8 single pulse generator with a said unit 9.2.9 interface with the LCD display module programmable pulse generator hardware 9 .2.10 compiler directives- "document includes" the use of

Downloaders recently: [More information of uploader zhiguoning]

To Search: verilog lcd LCD verilog lcd lcd display verilog bcd Verilog Generator bcd to binary converter verilog

[verilogexample[43].Rar] - Embedded Programmable CPLD in a typical
[Huaweiprojectproposals.Rar] - new project proposals
[verilog_lcd] - with Verilog HDL write on the LCD displa
[clock2001] - clock module : BCD switch binary source
[9.1_ONE_PULSE] - based on Verilog-HDL hardware Circuit of
[9.3_Pulse_Counter] - based on Verilog-HDL hardware Circuit of
[lcd_module] - verilog code which receive from uart RX
[LCD_Driver] - LCD driver with verilog HDL can be used
[lcd_controler] - Prepared using VHDL lcd controller, have
[lcd240128_ok] - VHDL-based display program in 1602, cont

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net