Description: digital clock is the main function Minutes date when the output function and the date and time set for the function , they can point the entire timekeeping functions. Digital Clock Design is the core issue date of the clock automatic conversion function. Automatic identification is the number of days in the control. One can design a structure as shown in the digital clock, the digital clock module, including schools, the number of days in processing module, Minutes module at the time, date and output modules to choose modules. In this study, only a simple figures accurate design, the other part of the next step yet to be improved.
- [clockv] - use Verilog language prepared by the dig
- [automa_start] - daily life will often encounter as busy
- [VHDL-FPGA-clock] - FPGA design, VHDL programming, max plus
- [shuziwendujilunwen] - SCM curriculum design report-- Digital T
- [VHDL_clock] - VHDL can be used for normal hours, minut
- [shzzh] - This is the FPGA to achieve the digital
- [clock] - VHDL based on the digital clock has an a
- [VerilogHDL_alarmclock] - Using Verilog HDL language, multi-functi
- [sw] - STC12C5410AD the SPI procedures, as well
- [DIANZIRILI] - EDA using VHDL language to the electroni
File list (Check if you may need any files):
Download