bit-catchingupFPGA This article is in the FPGA, th

Title: bit-catchingupFPGA

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
201.01kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
yuting20031918

Description: This article is in the FPGA, the realization of the receiver bit synchronization circuit article introduces the realization of the methods.

Downloaders recently: [More information of uploader yuting20031918]

To Search: fpga gardner vhdl

[FPGAUART] - an FPGA-based serial procedures have pro
[mlmethod] - use Matlab to the maximum likelihood met
[my_pll] - VHDL, the use of lock-in-law to achieve
[digitaldatatransmissiontech] - ofdm system for the digital transmission
[FPGA_bit_clock_data_recovery] - New FPGA-based data bit sync clock extra
[ioctrl] - Verilog realize one-to-many ports to cho
[a-fast-synchronizer] - Description of symbol timing and carrier
[DDSS_Matlab] - Matlab procedures for direct sequence sp
[OFDM_Synchronization] - Here are some of synchronization on the
[timing_recovery] - Wireless Communication System Timing Syn

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net