Description: Verilog description of date, hours minutes and seconds display, from 2000 to 2099 million in the calendar year cycle with set control, set the status, click to change a setting, the normal display, press set to enter the hour set, followed by minute, year, month , days (days of week settings to understand transformation zone) in the set status, click the ADJ, plus some, by cf on by 1, modify the display simultaneously settings, press mode button or no button for 60 seconds, set to launch a state, return normal display is the normal display, press ADJ, switch to 24,12-hour show, with shows AM_PM
- [rom_des] - VHDL and VERILOG sourcecode and TESTBENC
- [VerilogHDL] - Verilog HDL procedures, the development
- [watch] - Using FPGA to achieve with digital watch
- [pegman] - PEG graphics package to develop a functi
- [perl] - perl programming 24 hours tutorials, lea
- [key_fun] - Software anti-shake button VHDL procedur
- [rili] - System function with a date electronic c
- [3_4 × 4] - Verilog keyboard input program for led l
- [keydebounce] - FPGA to eliminate bounce in key research
File list (Check if you may need any files):
Download