Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
Other resource
Title:
ddddd
Download
Category:
MiddleWare
Tags:
File Size:
230.68kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
fengzi0604
Description:
For the realization of arbitrary sub-frequency signals for precise signal frequency
Downloaders recently:
[
More information of uploader fengzi0604
]
To Search:
[
divded-VHDL
] - a simple VHDL-frequency module, which ca
[
odd_divider_VHDL
] - used 1,3,5 and arbitrary odd Divider VHD
[
ClockOut
] - through verilog programming, FPGA arbitr
[
fenpin
] - Arbitrary number of sub-frequency of the
[
NdotXfd
] - Can be arbitrary, a fractional-N, in the
[
renyifenpin
] - Arbitrary frequency of VHDL realize that
[
news
] - News Management System, using Struts fra
[
multifunction_digital_clock_based_on_fpga
] - FPGA-based multi-functional Digital Cloc
[
any_div_freq
] - Can be arbitrary points on the input clo
File list
(Check if you may need any files):
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
Games
Plug-in
Trojan
Program registrar
SDK
Other
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.