Description: FPGA using VHDL language realize the PWM output waveform, duty cycle controlled
- [Matlabgui] - gui application of Matlab programming in
- [pwm_higt] - modelsim designed adjustable duty cycle
- [msp430pwmgenerator] - this procedure can be achieved in the Co
- [vector] - vector control program, including curren
- [pwm] - PWM Verilog HDL code and the bottom of t
- [PWM] - Himself wrote a pwm module, verilog is u
- [divide] - Divider design used in this paper, the p
- [LPRsystem] - License Plate Recognition using matlab t
- [sopc] - The SOPC experiment - custom PWM compone
- [CpldVhdl] - VHDL language used to write the procedur
File list (Check if you may need any files):