Description: Frequency divider is one of the basic units in FPGA design. Although at present in most also widely used in the design of integrated phase locked loop (DLL) such as altera PLL, Xilinx for clock frequency division, double frequency, and phase shift is designed, however, is not too strict for clock design, through the independent design method to realize the clock divider is still very popular. Firstly, this method can save the resource of phase-locked loop. Furthermore, this method can achieve the purpose of clock operation with only a few logical units.
Even multiple frequency divider: even an even number of frequency divider should be a familiar one, which can be achieved by counting the counter. The even of N times frequency division, the can be triggered by staying the clock frequency division counter count, when the counter count from zero to N / 2 to 1, the output clock to flip, and to counter a reset signal, make the next clock counting from scratch. I'm going to keep going. This method can achieve any even-numbered frequency divider.
- [pll] - pll.vhd : PLL written in VHDL hardware l
- [06626_DLL] - XILINX the use of the DLL, the applicati
- [s72369] - 508a of the PLL control procedures, this
- [vhdl1] - Classic case of VHDL source code at leas
- [altclklock] - Octave frequency-locking, VHDL program,
- [XILINX_ROM] - XILINX
- [ise] - FPGA/CPLD design tools-Xilinx ISE explai
- [fenpin1] - err
- [ADC1] - Using FPGA to achieve the ADC sampler, u
- [beipin_test] - The realization of arbitrary multiples o
File list (Check if you may need any files):
Download