Description: Digital clock procedures, functional description is as follows: 1. Completed sec/min/h and the sequence shows the correct count 2. Sec/min/h in the paragraphs of the correct 10-bit full binary, seconds/minutes to achieve the age of 60 to the forward position 3. regular alarm clock: realize the whole point of time, through the voice equipment to realize specific time 4. time settings, which is manually adjusted when the function: When the clock does not consider accurate, they can respectively sub/clock adjust 5. can choose to use 12 or 24 hexadecimal hexadecimal time time. QuartusII6.0 simulation through the use of compiler, language used is VHDL, can be easily ported to other platforms above.
- [signalgenerater] - a simple multiple signal generator inclu
- [dzzh] - EDA curriculum design: digital clock- vh
- [shuzizhongsheji] - multifunctional design of a digital cloc
- [TimePowerOff] - Use VC++ Realize regular shutdown proced
- [1602+DS1302+DS18B20] - 1602 LCD+ DS1302 clock chip+ DS18B20 sou
- [uart] - VHDL language, full-featured serial modu
- [shuzizhong] - 1. Normal travel time, according to the
- [spi2-testbench] - test bench for spi communication
- [VHDl] - very useful vhdl colock design
- [FPGA_AD] - Cyclone EP1C6240C8 FPGA-based interface
File list (Check if you may need any files):
Download