Description: Completion of a FIR digital filter design. Requirements: one, based on the direct type and distributed two algorithms. 2, input data width of 8, the output data width of 16. 3, filter order of 16 bands, tap coefficients for h [0] = h [15] = 0000, h [1] = h [14] = 0065, h [2] = h [13] = 018F , h [3] = h [12] = 035A, h [4] = h [11] = 0579, h [5] = h [10] = 078E, h [6] = h [9] = 0935, h [7] = h [8] = 0A1F.
- [fir.tar] - The implement of FIR Filter based on VHD
- [anFPGA-basedFIRfilterparallelpipelinestruct] - this is that I see some of the informati
- [filtercode.Rar] - using Verilog filter function to achieve
- [FIRvhdl] - use VHDL to achieve a fir filter design
- [FIR_1] - FIR filter Verilog, has implemented six
- [fir-vhdl] - Vhdl using Hardware Description Language
- [ellipf] - Carefully designed filter code, and FPGA
- [FIR] - Distributed Arithmetic FIR digital filte
- [FIR] - FIR filter VHDL source code and test fil
File list (Check if you may need any files):
Download