Description: MAXPLUS designed by CMI procedures, easy to get, and
- [CMI] - a VHDL prepared a cmi decoder coding pro
- [colors] - html color table, html color table, html
- [NETcard] - This is a global physical network adapte
- [cmi] - cmi encoder and decoder ok in Quartus ii
- [FPGA_bit_clock_data_recovery] - New FPGA-based data bit sync clock extra
- [mancheester_v] - Using Verilog HDL realize the Manchester
- [T5B6B] - 5b6b coding, coding in optical communica
- [bym] - In Max+ plusΠ environment using VHDL lan
- [FBR_TR16] - Codec 16, time division multiplexing, a
- [miller] - The use of VHDL code in the realization
File list (Check if you may need any files):