02 VHDL-based all-digital phase-locked loop has a - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Windows Develop

Title: 02

Category:
Other systems
Tags:
[PDF]
File Size:
164.64kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
imsory

Description: VHDL-based all-digital phase-locked loop has a key part of the design of the source code hehe!

Downloaders recently: [More information of uploader imsory]

To Search: vhdl

[pll] - pll.vhd : PLL written in VHDL hardware l
[copyDPLLprocedures.Rar] - DPLL source with cpld prepared after the
[pll_improvement] - an improved DPLL design an improved desi
[communication_example] - 2ASK (OOK) signal demodulation. Svu 2ASK
[12f629] - 12F629 a source of the signal generator,
[01] - FPGA realize F PGA realize FFT algorithm
[The_Origins_of_Sampling] - Word version of the paper, the sampling
[AccessWebClient] - A dynamic procedure to determine the dom
[DQPSk] - A DQPSK modulation and demodulation of i

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.