testbench I have written an all-digital phase-lock

Title: testbench

Description: I have written an all-digital phase-locked loop and its test vectors, relatively simple to achieve but the basic function.

Downloaders recently: [More information of uploader nand_gate]

To Search: testbench

[148VerilogHDLsmallprograms(manytestbench)f] - 148 Verilog HDL small programs (many tes
[copyDPLLprocedures.Rar] - DPLL source with cpld prepared after the
[McGraw.Hill.VHDL.Programming.by.Example.4th.Ed.r] - which is the most classic material VHDL
[2005117163755] - MPSK demodulator is the key carrier sync
[TestBench_writing] - Testbench writing a powerpoint tutorial
[testbench] - 32 divider test procedures, by the rando
[lingzhongpinjieshouji] - Zero-IF broadband digital receiver desig
[textio] - vhdl testbench preparation, textio the p
[FIR5] - 5_level digital filler, including Textio
[verilog] - Verilog language used by all-digital pha

File list (Check if you may need any files):

Main Category