Description: DES encrypted VHDL source code, including the rate of priority and an area of priority two design
- [3des-VHDL] - 3des VHDL applicable to the environment
- [EMCRYPTCHIPFORFPGA] - FPGA-based encryption chip design thesis
- [DES_demo] - DES encryption algorithm- 51 single-chip
- [aes_8bit] - VHDL realize 128bitAES encryption algori
- [DES] - DES algorithm C source benchmark.cdes.cd
- [3des_vhdl] - 3 re-DES (3DES) encryption algorithm and
- [CODE] - DES encryption for verilog program
- [DES101] - Data encryption algorithm (Data Encrypti
- [FPGA] - This is an FPGA-based encryption/decrypt
- [d100] - des design
File list (Check if you may need any files):