Description: FIFO circuit (first in, first out), internal possession of 16bit × 16word the Dual port RAM, in order to read out has been written into the data. Address because there is no input, so please read and write their own design containing the pointer. By the FIFO circuit output signal of the EF (express the internal data RAM is empty) and the FF signal (that the internal data RAM or above) to express the state of internal RAM and FIFO control of the input signal WEN (Write Enable) and REN ( Reading-enabled). As well as a control in order to better FIFO circuit, AEF (express the internal data RAM is about to air) signal output at the same time.
- [lpc2132mydemo] - lpc2132 demo program, it is also a hardw
- [128 × 16ram] - VHDL program designed RAM memory, dual p
- [set3] - this an OOP file which is very easy to u
- [guess.no.] - Kwan, a small games and digital special
- [fifov1] - FIFO (FIFO queue) is usually used for da
- [ram_da] - AD conversion will be the eight data int
- [485] - 80C196KC microprocessor-based high-speed
- [fifo] - Using dual-port ram realize asynchronous
- [FIFORAM] - FIFO RAM
- [2812eepromdata] - 2812eeprom read and write procedures, in
File list (Check if you may need any files):
Download