Title:
pcm1804_i2s_data_adjust2
Download
Description: I2S for pcm1804 adjusted data, so that I2S audio synchronization and FIFO does not overflow. Can automatically determine the FIFO- the state, by adjusting the output from the FIFO in the number of data in order to make the FIFO does not overflow or underflow.- In order to achieve higher precision, you can increase the sampling clock frequency of clk.
- [xianlu] - one of the lines of supply and demand es
- [spcm] - the 3g coding theory books, the book det
- [amba_verilog] - IC design, arm within the realization of
- [PCMCIACPLD] - PCMCIA-based platform Samsung2410 the DM
- [I2S_I2C] - I2C and I2S data bus detail
- [FIFO] - Verilog development FIFO, after verifica
- [S12_AudioLoopback_DAV_MIC] - Input from the MIC for some audio and th
- [pcm1804] - PCM1804 interfaces with FPGA implementat
File list (Check if you may need any files):
