Description: Introduced the integral comb filter (CIC) design, there are procedures for compressed packets flow chart, using verilogHDL prepared on the ModelSim simulation results can be achieved very good
- [ViterbiFPGA] - paper format that includes Viterbi Decod
- [source_files] - FPGA and DSP EMIFA mouth interface progr
- [E016_X-HDL3.2.52] - VHDL and Verilog code referrals tools, E
- [234] - In the receiving digital signal, softeni
- [eda] - Application of FPGA, a sinusoidal signal
- [cic1s2] - CIC2 times the single-stage interpolatio
- [CIC] - VHDL internal training materials (CIC).
- [halfbandfilter] - Half-band filter simulation, including a
- [c19_CICfilter] - Proficient in verilog HDL source languag
- [DDC] - 6 bands CIC realized, plus noise simulat
File list (Check if you may need any files):
Download