SPI_Code(Verilog) SPI bus under the Verilog hardwa

Title: SPI_Code(Verilog)

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
4.88kb
Update:
2008-10-13
Downloads:
1 Times
Uploaded by:
la_1216

Description: SPI bus under the Verilog hardware description language to achieve with the main mode and slave mode realization, through simulation, can be used as a separate module uses

Downloaders recently: [More information of uploader la_1216]

To Search: spi verilog verilog spi spi verilog SPI Verilog SPI SLAVE VERILOG spi slave verilog spi slave spi slave veril SPI_Code

[VerilogGrammarCheckmanual.Rar] - Verilog Grammar Check manual, it would b
[crc_verilog_xilinx] - CRC code for the data flow crc check. Ma
[I2C_controller] - A simple I2C controller written by veril
[Ethernet_verilog_ip_core] - Ethernet (Ethernet) verilog ip core lang
[43680540SPI_Core] - Verilog for SPI Core source code
[ModDemodOQPSK] - This file is the matlab source code for
[SPIxieyi] - SPI protocol is an agreement issued by M
[SPI_documents] - Chinese spi detailed information, more m
[spi] - SPI IP CORE Verilog quartusii
[SPI_Slave] - SPI Slave example (VERILOG HDL)

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net