Description: USB2.0 the Verilog source code, including complete source code, there is no incentive to test document
- [ADC_16bit] - with verilog hardware description langua
- [usb_funct] - FPGA USB2.0IP nuclear, contains the text
- [voicebox] - In speech signal processing to do and pr
- [usb20] - Common interface usb2.0 development of t
File list (Check if you may need any files):