Description: Hierarchical design is completed using the countdown device type: 16-bit binary countdown start figures, starting the countdown to enable the digital input signal, the countdown began to signal, reset signal, 1MHz clock signal, 10Hz clock signal. Output: digital control data signals and Xuantong signals, signals the end of the countdown.
To Search:
File list (Check if you may need any files):