- Category:
- VHDL-FPGA-Verilog
- Tags:
-
- File Size:
- 1.24kb
- Update:
- 2008-10-13
- Downloads:
- 0 Times
- Uploaded by:
Description: VHDL language code of the clock display, the short and easy-to-understand, personal feel very good
- [EPM7064] - just learning CPLD absolutely useful, Th
- [clock] - vhdl classical source code-- Clock Desig
- [code] - VGA display driver CPLD Verilog source c
- [learn_cpld_in_5_minutes] - CPLD entry materials. introducing the ba
- [clock] - Realize this is an accurate clock functi
- [8051-Verilog] - CPLD simulation using 8051 nuclear, whic
- [7279key-dis] - This a 7279 chip, keyboard testing proce
- [shuju] - Realize the document read operation, whi
- [FPGAexperice] - FPGA/CPLD design of digital circuits to
File list (Check if you may need any files):