Description: K9F1208U0M the ALE, CLE by the DSP-A1 and A0 control. DSP s low-8 data lines directly connected with the memory of I/O0-I/O7 to achieve order, address and data transmission DSP Universal I/O port IOA2 then R/B, monitoring the work of the state of memory, when R/B at a low level indicates that there are programming, erase or random read operation is ongoing to operate after the completion, R/B will automatically return to high level. DSP-WE, RD, respectively, then FLASH the WE, RE, control of reading and writing operations. CS2 access memory chip line selection CE.
- [liu616] - Single chip and s1811hs source code for
- [nandflash] - against K9F1208M FLASH literacy procedur
- [mega128nandflash] - avr SCM visit nandflash driven through d
- [K9F1208_FAT] - NAND FLASH FAT file system to establish
- [yaffs] - the YAFFS filesystem is used on NAND Fla
- [html_getData] - Htmlutil package to obtain the use of th
- [2plot] - Matlab programming on the main plot mapp
- [K9F1208U0M-YIB0] - K9F1208U0M-YIB0 for use on the address a
- [NandFlash] - NandFlash K9F1208U0A-K9F1208U0B read ope
- [K9F1208] - drive for K9F1208
File list (Check if you may need any files):
Download