DSP_EMIF_if FPGA development process, the contents - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: DSP_EMIF_if

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
1.05kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
bphu_2001

Description: FPGA development process, the contents are good, mainly top_test

Downloaders recently: [More information of uploader bphu_2001]

To Search: EMIF emif fp dsp emif fpga dsp dsp fpga dsp fpga dsp em dsp EMIF fp EMIF D

[timingconstraints.Rar] - timing constraints. Rar
[source_files] - FPGA and DSP EMIFA mouth interface progr
[main] - DSP through the EMIF interface with exte
[sdram_verilog_lattice] - FPGA has been successfully controlled by
[fpgadsp] - For the FPGA to the DSP interface to tra
[test_cpe_top] - FPGA development process, the contents a
[AD9863_if_old-2005-5-8] - FPGA development process, the contents a
[rtl] - DDR controller has passed FPGA to verify
[write_rd] - On VHDL on the DSP s EMIF
[switch_control] - 32 analog switch control logic source, r

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.