Description: lab1- FPGA decency in this document on how to how to use the verilog Hdl and how to make it realize in FPGA development board
- [fsm] - FSM state machine, this document provide
- [aes] - DES algorithm aes is an important develo
File list (Check if you may need any files):