Two_Port_RAM_lab 通过串口发送数据初始化RAM，然后通过串口返回到上位机的串口调试程 - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

source in ebook

Title: Two_Port_RAM_lab

Category:
source in ebook
Tags:
[VHDL] [源码]
File Size:
5kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
laojieyong

Description: 通过串口发送数据初始化RAM，然后通过串口返回到上位机的串口调试程序显示

Downloaders recently: [More information of uploader laojieyong]

To Search: actel Two_Port_RAM_lab.zip actel ram two_port_ram_l

[fifo] - The use of Verilog language, the FPGA co
[IGLOO_Icicle_LCPS_SS] - Actel IGLOO_Icicle scematics.
[irisrecognition] - Code for iris recognition
[HelloWorld] - show HOW TO USE .NET
[17bit_Smart_Absolute_Encoder] - Tamagawa 17bit absolute encoder NRG agre
[ActelFPGA_IDE_ApplicationNote] - IDE disk with large capacity, speedy, lo
[endat_c] - Read the data from ENDAT2.1

File list (Check if you may need any files):

Two_Port_RAM_lab
................\ctrl_RAM.v
................\rec.v
................\send.v
................\tp_ram_top.v

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.