Description: In ccs debug DSP external memory sdram of the anti-color code, mainly through the dsp / bios in the HST pipeline implementation. One choice is the DM642 chip and MT48LC16M16A2 the sdram, sdram and the related timing parameters have been configured.
To Search:
File list (Check if you may need any files):
Download