Verilog_serdes Written using Verilog string and th - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Windows Develop

Title: Verilog_serdes

Category:
Windows Develop
Tags:
[VHDL] [源码]
File Size:
1.2kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
janew_8888

Description: Written using Verilog string and the conversion process, in the hope that useful to everybody!

Downloaders recently: [More information of uploader janew_8888]

To Search: verilog serd

[Cproceduresclassic900cases(1).Rar] - many c-source language, we wanted to giv
[u-uart] - a comprehensive series of conversion and
[S2P_xapp194] - VHDL, verilog Series and conversion comp
[chuanbing] - String and convert the source code. Stri
[bunchcombinechange] - Verilog source code, realize SERDES, lea
[5] - String and the conversion process, from
[TTYSend] - Serial communication source! Com I used
[daim] - Sik tub grind millet pacing embankment t
[mmsemultitest_dscdma] - This procedure for the CDMA system based

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.