VHDL This article describes the use of examples in

Title: VHDL

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
314.86kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
warmbupt

Description: This article describes the use of examples in the FPGA/CPLD prescaler to use VHDL to design, including the even-numbered sub-frequency, non-50 duty cycle and 50 duty cycle of the odd-numbered sub-frequency, semi-integer (N+ 0.5) sub-frequency, fractional-N, as well as scores of sub-band frequency points. All can realize through the Synplify Pro or FPGA manufacturers integrated synthesizer to form a circuit can be used and verified in the ModelSim on.

Downloaders recently: [More information of uploader warmbupt]

To Search: FPGA modelsim vhdl Synplify Pro synplify VHDL duty cycle VHDL cpld prescaler frational n prescaler vhdl VHDL Modelsim

[1:1generic-frequencymodule.Rar] - use VHDL to achieve the common 1:1-frequ
[cpu-leon3-altera-ep1c20] - A VHDL design with the use of powerful 3
[eda] - Application of FPGA, a sinusoidal signal
[time_out] - My curriculum design, can be preset coun
[huaweixiaoshufenpin] - Huawei s patented fractional-N contents
[ARM-LPC2300-1] - ARM Embedded System Application Technolo
[QuartusII_Version_chinese_new] - FPGA design software, an excellent entry
[PWM] - Pulse width modulation, VHDL coding, inc
[any_div_freq] - Can be arbitrary points on the input clo
[CPLDQQ2812] - QQ2812 development board

File list (Check if you may need any files):

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

Games

Plug-in

Trojan

Program registrar

SDK

Other

About site

CodeBus www.codebus.net