Description: Using FPGA to design the signal generator dds all the content inside,
- [expt12_9_dds] - FPGA and SOPC based on the use of VHDL l
- [eda] - Application of FPGA, a sinusoidal signal
- [dds] - 1 fpga based on the hurricane and STC dd
- [FPGA_experience] - VHDL design experience, an expert notes,
- [cdmamodem] - cdma system matlab simulation, in the co
- [skxhfsq] - CNC signal generator control procedures,
- [lcysineVC++6.0] - With vc++ Developed signal generator sig
- [FOGlms] - I have written for the sensor signal fil
- [hanshuxinhaogai] - FPGA to do with the DDS Function Generat
File list (Check if you may need any files):