Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
Other resource
Title:
viterbi_node_sync_design
Download
Category:
VHDL-FPGA-Verilog
Tags:
[ASM]
[源码]
File Size:
267.88kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
dhjie
Description:
A complete viterbi decoding procedures and test procedures
Downloaders recently:
[
More information of uploader dhjie
]
To Search:
viterbi
viterbi vhdl
warehouse php
[
ConvolutionalencodingandViterbidecodingwith
] - convolutional coding and Viterbi decodin
[
SDR4G
] - SDR software radio technology and the fu
[
217viterbi
] - viterbi decoding algorithm of VHDL proce
[
viterbi
] - 脢脢 潞 脧 赂 脽脣脵Viterbi脪毛脗毛脝 梅 渭脛hdl渭脛脡猫 录 脝
[
sdr
] - Software Defined Radio Signal Modulation
[
H.264_VHDL
] - VHDL language H.264 realize the opencore
[
viterbi
] - A complete viterbi coding procedures, th
[
Viterbi
] - Viterbi decoder implementation of the FP
[
FPGA_design_Xilinx
] - Fpga design on a xilinx, Huawei company
[
viterbi
] - verilog program to achieve the (2,1,4) c
File list
(Check if you may need any files):
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
Games
Plug-in
Trojan
Program registrar
SDK
Other
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.