Description: TLC5620 DAC conversion of the experimental procedure experimental procedure TLC5620 in the use of A, B, C, D four channels of the first two-channel output, respectively, the same cycle, ranging from 3.3V all the triangular wave and square wave, after 5620 the output of LM358 dual-Yun After the RP side to follow with enhanced load capacity and make the output signal voltage-3.3V ~ 0V located between the simulation has played a role in RP. In the proceedings, RNG bit enables the output bit rate of home doubled.
- [5620example] - This is the single-chip TLC5620 testing
- [TLC5620] - TLC5620 is TI
- [DAC] - The development board of the TMS320LF240
- [TLC549] - verilog TLC549AD sampling procedures, th
- [Main] - SPI-TLC5620 DA conversion process, dsp24
- [tlc5620dac] - VERILOG language used to control the DAC
- [TLC5620] - Verilog HDL language, FPGA implementatio
File list (Check if you may need any files):
TLC5620.LST
Download