File list (Check if you may need any files):
complete file_hdl_lab
.....................\alu_p.doc
.....................\counter.doc
.....................\multiplier.doc
.....................\Parllel in Serial out.doc
.....................\verilog calculator.doc
.....................\vHDLINDEX.doc
.....................\vhdl_waveforms
.....................\..............\SIMLATION RESULT_alu.doc
.....................\..............\SIMLATION RESULT_multipliert.doc
.....................\..............\SIMLATION RESULT_parallel in serial out.doc