Description: Software for all-digital receiver decimation filter design, presents a suitable FPGA integration within the single-stage cleaning filter structure that points to solve the traditional dressing filters that may arise integrator overflow problem , but can also carry out the extraction of non-integer transform. gives a multiplication-free realization of IIR half-band filter structure and performance of the filter simulation results show that the output sampling rate is greater than 4:00 over the basic will not affect the system BER performance.
To Search:
File list (Check if you may need any files):
一种高效数字滤波器设计方法.pdf
Download