Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Communication-Mobile USB develop
Title: pci-verilog Download
 Description: USB and PCI bus design some of the source code
 Downloaders recently: [More information of uploader 244418116]
  • [1091516677] - PCI bus arbitration reference design Ver
  • [USB] - Functions/Classes:
  • [flash] - flash, ram, sdram read and write procedu
  • [USB_kz] - Cy7C68013 USB chip to provide the develo
  • [Asynchronous_slavefifo_wr] - usb-cy7c68013 asynchronous transfer writ
  • [jxpt3.0] - Internal use of computer networks and di
  • [DM642pci] - DM642 PCI q drive, including the host si
  • [68013] - This paper describes the controller and
  • [pci_32tlite_oc] - Embedded pci bus IP core of the rtl sour
  • [CY7C68013] - Use Verilog to implement the USB2.0 prot
File list (Check if you may need any files):
pci-verilog
...........\pcit32_verilog_lattice
...........\......................\base_addr_chk.v
...........\......................\config_mux.v
...........\......................\glue.v
...........\......................\pargen.v
...........\......................\pci_top.v
...........\......................\rd1008.pdf
...........\......................\retry_count.v
...........\......................\state_machine.v
...........\......................\tstbench.zip
...........\pci_arbi_quicklogic
...........\...................\PCI_ARBI.TF
...........\...................\Pci_arbi.v
...........\...................\PCI_arbiter_readme.txt
    

CodeBus www.codebus.net