- Category:
- SCM
- Tags:
-
[Text]
- File Size:
- 1kb
- Update:
- 2012-11-26
- Downloads:
- 0 Times
- Uploaded by:
- lruan1
Description: ADC0809 generate timing simulation of an ADC0809 analog input for A/D conversion.
- [ADC] - Verilog Programming with FPGA-based data
- [ADControl] - This procedure for the Verilog control A
- [AD] - FPGA implementation of the AD sampling c
File list (Check if you may need any files):
有限状态机-0809AD转换.txt