Description: The system of 51 single-chip and FPGA for the control of the core module by the sinusoidal signal, power amplifier module, AM (AM), frequency modulation (FM) module, digital keying (ASK, PSK) signal modules and test modules
- [SINE_SIGNAL_generator_base_on_Single_Chip_Micyoc] - to SPCE061A (Single Chip Micyoco) at the
- [skzldly] - //=== === === === === ==== === === === =
- [dds_ise7.1_su] - using Verilog language signal generator,
- [sin] - SPCE061A can preview and so on 片 Lennon为
- [AD9954_hb] - Control the use of single-chip AD9954 ch
- [am] - ask modulation and demodulation algorith
- [Code2] - SPCE061A Singlechip to as the core, thro
- [AM] - AM modulation works within the FPGA. Wit
- [AM_VHDL] - AM Demodulator using VHDL for Xilinx FPG
File list (Check if you may need any files):
新建 Microsoft Word 文档.doc