A Memory-Based Architecture for FPGA Implementations of Low-Density Parity-Check Convolutional Decoders.ppt