Description: verilog to achieve 8-order pseudo-random sequence generator, the file contains three main modules: control module, ROM modules, a linear feedback shift register (LFSR) module. Has passed modelsim simulation.
- [m-sequencegenerator.Rar] - m sequence generator (a simple code sequ
- [VHDL_lfsr_code] - The objective of this projectis to desig
- [csa] - CSA () Descrambling scrambling algorithm
- [LFSR] - Automatic generation of linear feedback
- [c21_pn_code_generator] - Proficient in programming language sourc
- [ffcsr] - Pseudo-random sequence generator-filtere
- [LFSR] - 1. Analysis of n-bit LFSR to generate m
- [pn_generator] - FPGA realization of pn generator, Verilo
- [gold1] - Maximum linear feedback shift register p
- [BIST] - A simple BIST in VHDL. It contains a LFS
File list (Check if you may need any files):
伪随机序列发生器\control.v
................\control.v.bak
................\db\lfsr.cbx.xml
................\..\lfsr.cmp.rdb
................\..\lfsr.db_info
................\..\lfsr.eco.cdb
................\..\lfsr.eds_overflow
................\..\lfsr.fnsim.cdb
................\..\lfsr.fnsim.hdb
................\..\lfsr.fnsim.qmsg
................\..\lfsr.hier_info
................\..\lfsr.hif
................\..\lfsr.map.qmsg
................\..\lfsr.map_bb.hdb
................\..\lfsr.map_bb.hdbx
................\..\lfsr.pre_map.cdb
................\..\lfsr.pre_map.hdb
................\..\lfsr.psp
................\..\lfsr.rtlv.hdb
................\..\lfsr.rtlv_sg.cdb
................\..\lfsr.rtlv_sg_swap.cdb
................\..\lfsr.sim.hdb
................\..\lfsr.sim.qmsg
................\..\lfsr.sim.rdb
................\..\lfsr.simfam
................\..\lfsr.sim_ori.vwf
................\..\lfsr.sld_design_entry.sci
................\..\lfsr.sld_design_entry_dsc.sci
................\..\lfsr.tis_db_list.ddb
................\..\lfsr.tmw_info
................\..\mux_dqc.tdf
................\..\prev_cmp_lfsr.map.qmsg
................\..\prev_cmp_lfsr.qmsg
................\..\prev_cmp_lfsr.sim.qmsg
................\..\wed.wsf
................\incremental_db\README
................\lfsr.done
................\lfsr.flow.rpt
................\lfsr.map.rpt
................\lfsr.map.smsg
................\lfsr.map.summary
................\lfsr.qpf
................\lfsr.qsf
................\lfsr.qws
................\lfsr.sim.rpt
................\lfsr.v
................\lfsr.v.bak
................\lfsr.vwf
................\rom.v
................\sr.v
................\incremental_db\compiled_partitions
................\db
................\incremental_db
伪随机序列发生器
Download