Description: To programmable logic array CPLD to logic control, with two each field programmable gate array FPGA image preprocessing and communication between two DSP to achieve real-time gray-scale transform-based image recognition processing
To Search:
File list (Check if you may need any files):
04z127.pdf
Download