Title:
design_a_stopwatch_using_VHDL
Download
Description: Designed to be a cis-timing and countdown stopwatch. Required time ranges from 00.0S ~ 99.9S, with three digital tube display, with three light-emitting diode display correctly the following states: the countdown state, cis-time status, standby mode
To Search:
- [a] - A short-pier shear wall-shaped non-linea
File list (Check if you may need any files):
VHDL多功能秒表设计.doc
