Description: This article describes the field programmable gate array-based (FPGA) Ethernet MAC sub-layer protocol of the hardware implementation. Hardware architecture by the control module, sending module and receiver module three parts, sending module and receiver module using state machine control data sending and receiving process, the completion of the data package, send and receive functions.
File list (Check if you may need any files):
基于FPGA的以太网MAC子层协议设计实现.doc
Download