Description: Verilog language technology based on the cosine DDS signal generator, the output bit width 16Bit
- [DDS] - Our group for a month to do a total of D
- [dds] - Under the DDS in quartus design, Verilog
File list (Check if you may need any files):
DDS.doc